

FIG. 1A




Figure 1B





FIG. 1C



C1-DE-L1-Y			E
A-DE-L1-Y	W		
C2-DE-TR-Y			E
			E
C1-SW-TR-YtoX			E
C2-SW-L2-YtoX			E
C1-SW-TR-XtoY			E
C2-SW-L2-XtoY			E
C2-DE-TR-X			
A-DE-L1-X	W		E
C1-DE-L1-X			E
C2			E
C1			
B	E		
A	E		

Scan Mode

System Mode
&
Test Mode

E = Enabled
Clocks
(for Figure 2A)

Figure 2B




FIG 3A

C1-DE-L1-Y			
A-DE-L1-Y			
C2-DE-TR-Y			
C1-SW-TR-YtoX			
C2-SW-L2-YtoX			
C1-SW-TR-XtoY			
C2-SW-L2-XtoY			
C2-DE-TR-X			
A-DE-L1-X			
C1-DE-L1-X			
C2			
C1			
B			
A			

Scan Mode And Test Mode

System Mode


Figure 3B

(for Figure 3A)

11/25/2017

Y to x Bit slice
(7b 40 class


$2 - Y_{10} \times \text{BIT SURGE}$
(1716 4021666)



→ 1-30ms 210 100X
(Fig 4c 100X)

X to Y BPSUICE 3

663630 334666



C1-DE-L1-Y	X	E
A-DE-L1-Y	X	
C2-DE-TR-Y	Off	E
C1-SW-TR-YtoX	Off	E (a) <u>u-ouk</u>
C2orB-SW-L2-YtoX	On	E
C1-SW-TR-XtoY	E (B) <u>u-ouk</u>	E (a) <u>u-ouk</u>
C2orB-SW-L2-XtoY		E
C2-DE-TR-X	On	E
A-DE-L1-X	E	E
C1-DE-L1-X	Off	E
C2		E
C1	E	
B	E	
A	E	

Combined
Scan Mode
And
Test Mode
System Mode

Clocks for XtoY ~~Byte~~ transfer
Figure 4C

Combined Scan and Test Modes

System Mode

	Combined Scan and Test Modes	System Mode
C1-DE-L1-Y	Off	E
A-DE-L1-Y	E	
C2-DE-TR-Y	On	E
		E
C1-SW-TR-YtoX	On	E (C2 clock)
C2orB-SW-L2-YtoX	E (B clock)	E
C1-SW-TR-XtoY	Off	E (C2 clock)
C2orB-SW-L2-XtoY	X	
		E
C2-DE-TR-X	Off	
A-DE-L1-X	X	E
C1-DE-L1-X	X	E
C2		E
C1	E	
B	E	
A	E	

Clocks for XtoY ~~transfer~~ transfer
Figure 4D






Figure 501

Driving Entity (figure 7)



Half Swapper (figure 8)





Feedback Inverter
for latching
804fb



L2 Latch muxxing Function (2-clock)

Combined latch feedback and tristate driver


Driving Entity (figure 9)



970- (c1 clock) L1 Latch Muxing function

(c2 clock) Combined latch feedback and tristate driver

Half Swapper (figure 10)







Figure 12

66350 FFE60
Figure 13

System Clocks for the Driving Entities

(normal operation, = 0) (approx. power level = ~~3~~ driving entities)




(C1-L1-Latch)
Figure 15

(C2-Tri-state-Driver)
Figure 15

Clocks for the full Swappers

(approx. power level = 32X full swappers)






Figure 15

Time

The above understood
and witnessed by

Date

and
by

Date